方法对比
并排查看您选择的方法；存在差异的行会高亮显示。
| 自动测试向量生成× | 逻辑综合× | |
|---|---|---|
| 领域 | 电气工程 | 电气工程 |
| 方法族 | Process / pipeline | Process / pipeline |
| 起源年份≠ | 1966 | 1987 |
| 提出者≠ | J. Paul Roth | Robert Brayton |
| 类型≠ | Automated fault-detection test vector generation | Automated conversion of HDL descriptions to gate-level netlists |
| 开创性文献≠ | Abramovici, M., Breuer, M. A., & Friedman, A. D. (1990). Digital Systems Testing and Testable Design. Computer Science Press. link ↗ | Brayton, R. K., Hachtel, G. D., McMullin, C. T., Sangiovanni-Vincentelli, A. L., & Vincentelli, A. S. (1987). Logic Synthesis for VLSI Design. Kluwer Academic. link ↗ |
| 别名 | ATPG, Test pattern generation, Fault-based testing | RTL synthesis, Hardware synthesis, Logic optimization |
| 相关 | 3 | 3 |
| 摘要≠ | Automatic Test Pattern Generation (ATPG) is the automated creation of test vectors that detect manufacturing defects in digital circuits. Pioneered by Roth in 1966, ATPG systematically finds inputs that make stuck-at faults observable at outputs, enabling comprehensive fault detection. ATPG is critical for semiconductor manufacturing: enabling high test coverage ensures only good chips ship and identifies manufacturing process issues. | Logic Synthesis is the automated conversion of high-level hardware descriptions (RTL in Verilog/VHDL) into optimized gate-level netlists. Pioneered by Brayton et al. at UC Berkeley in the 1980s-1990s, logic synthesis transforms behavioral specifications into physical implementations, optimizing for area, speed, and power. Synthesis is essential to modern digital design, enabling rapid iteration and automation of the most tedious manual tasks. |
| ScholarGate数据集 ↗ |
|
|