So sánh phương pháp
Xem các phương pháp đã chọn cạnh nhau; những hàng khác biệt được làm nổi bật.
| Phân tích thời gian tĩnh× | Tạo Mẫu Kiểm Thử Tự Động× | |
|---|---|---|
| Lĩnh vực | Kỹ thuật điện | Kỹ thuật điện |
| Họ | Process / pipeline | Process / pipeline |
| Năm ra đời≠ | 1995 | 1966 |
| Người khởi xướng≠ | Harish Bhatnagar | J. Paul Roth |
| Loại≠ | Non-simulation timing verification for digital circuits | Automated fault-detection test vector generation |
| Công trình gốc≠ | Bhatnagar, H., & Bhatnagar, R. (1995). Static timing analysis: A primer. In VLSI Handbook (pp. 1-25). CRC Press. link ↗ | Abramovici, M., Breuer, M. A., & Friedman, A. D. (1990). Digital Systems Testing and Testable Design. Computer Science Press. link ↗ |
| Tên gọi khác | STA, Timing verification, Path-based timing | ATPG, Test pattern generation, Fault-based testing |
| Liên quan | 3 | 3 |
| Tóm tắt≠ | Static Timing Analysis (STA) is a non-simulation method for verifying that digital circuits meet timing constraints (clock frequencies, setup/hold times, propagation delays). Introduced systematically by Bhatnagar et al. in the 1990s, STA computes worst-case and best-case path delays by analyzing logic paths without simulating vectors. STA is essential for modern VLSI design, enabling fast timing closure before silicon and identifying critical paths for optimization. | Automatic Test Pattern Generation (ATPG) is the automated creation of test vectors that detect manufacturing defects in digital circuits. Pioneered by Roth in 1966, ATPG systematically finds inputs that make stuck-at faults observable at outputs, enabling comprehensive fault detection. ATPG is critical for semiconductor manufacturing: enabling high test coverage ensures only good chips ship and identifies manufacturing process issues. |
| ScholarGateBộ dữ liệu ↗ |
|
|