ScholarGate
Assistent
Process / pipelineControl systems, signal processing

Phase-Locked Loop

Et Phase-Locked Loop (PLL) er et tilbagekoblet kontrolsystem, der synkroniserer en udgangsoscillator til at matche fasen og frekvensen af et indgangssignal. Introduceret af Gardner i 1966, er PLL'er allestedsnærværende i kommunikation, radar, clock-distribution og kraftsystemer. PLL'en justerer kontinuerligt sin oscillatorfrekvens for at minimere fasefejlen med indgangen og opnå låsning. PLL'er er fundamentale for moderne elektroniske systemer.

Åbn i MethodMindSnartVideoSnartDownload slides

Læs hele metoden

Kun for medlemmer

Log ind med en gratis konto for at læse dette afsnit.

Log ind

Method map

The neighbourhood of related methods — select a node to explore.

Kilder

  1. Gardner, F. M. (1966). Phaselock Techniques. Wiley & Sons. link
  2. Wolaver, D. H. (1991). Phase-Locked-Loop Circuit Design. Prentice Hall. link
  3. Best, R. E. (2007). Phase-Locked Loops: Design, Simulation, and Applications (5th ed.). McGraw-Hill. link

Sådan citerer du denne side

ScholarGate. (2026, June 3). Phase-Locked Loop for Frequency Synchronization and Clock Recovery. ScholarGate. https://scholargate.app/da/electrical-engineering/phase-locked-loop

Which method?

Set this method beside its closest kin and read them side by side — the library lays the books on the table; the choice is yours.

Compare side by side

Refereret af

ScholarGatePhase-Locked Loop (Phase-Locked Loop for Frequency Synchronization and Clock Recovery). Hentet 2026-06-15 fra https://scholargate.app/da/electrical-engineering/phase-locked-loop · Datasæt: https://doi.org/10.5281/zenodo.20539026